Your cart is currently empty |
Subtotal: | $0.00 |
Q1F-00600-317 Solid State Timer
Operating Logic: Upon application of Input voltage, the delay starts. At the end of the time delay, the load is energized, Reset is accomplished by removing input voltage.